Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Slide 38
Slide 39
Slide 40
Slide 41
Slide 42
Slide 43
Slide 44
Slide 45
Slide 46
Slide 47
Slide 48
Slide 49
Slide 50
Slide 51
Slide 52
Slide 53
Slide 54
Slide 55
Slide 56
Slide 57
Product List
Typically, the data on the SDA line must be stable during the “HIGH” period of the clock. Data can change state only when the SCL line is low. There are two conditions (START and STOP) where these requirements are not met. A master node initiates a transfer by issuing a start condition on the bus as shown above and at the completion of the transfer it issues the stop condition. START and STOP conditions are always generated by the bus master. After a START condition, the bus is considered to be busy. The bus becomes idle again after certain time following a STOP condition or after both the SCL and SDA lines remain high for more than the specified idle time.
PTM Published on: 2011-05-13