VCXO Parameter Trade-offs for PLL Design - SiTime