74LVC1G74-Q100 Datasheet by Nexperia USA Inc.

View All Related Products | Download PDF Datasheet
3% nexpefla
74LVC1G74-Q100
Single D-type flip-flop with set and reset;
positive edge trigger
Rev. 4 — 25 January 2019 Product data sheet
1. General description
The 74LVC1G74-Q100 is a single positive edge triggered D-type flip-flop. It has individual data (D)
inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q outputs.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry
disables the output, preventing damaging backflow current through the device when it is powered
down.
The set and reset are asynchronous active LOW inputs and operate independently of the clock
input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition
of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock
transition for predictable operation. Schmitt trigger action at all inputs makes the circuit highly
tolerant of slower input rise and fall times.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant inputs for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
74LVC1G74-Q100 Table 1. Ordering information Table 2. Marking codes CP > 6 L i A ,DT anmmsr whammy a —|>w E 6 a a a 4%}?
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
3. Ordering information
Table 1. Ordering information
PackageType number
Temperature range Name Description Version
74LVC1G74DP-Q100 -40 °C to +125 °C TSSOP8 plastic thin shrink small outline package; 8 leads;
body width 3 mm; lead length 0.5 mm
SOT505-2
74LVC1G74DC-Q100 -40 °C to +125 °C VSSOP8 plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
SOT765-1
74LVC1G74GT-Q100 -40 °C to +125 °C XSON8 plastic extremely thin small outline package;
no leads; 8 terminals; body 1 × 1.95 × 0.5 mm
SOT833-1
4. Marking
Table 2. Marking codes
Type number Marking code [1]
74LVC1G74DP-Q100 V74
74LVC1G74DC-Q100 V74
74LVC1G74GT-Q100 V74
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
001aah757
RD
FF
SD
QQ
Q
Q
SD
CP
CP
DD
RD
Fig. 1. Logic symbol
001aah758
C1
S
1D
R
Fig. 2. IEC logic symbol
mna421
SD
CP
RD
D
C
C
Q
C
C
C
C
C
C
Q
C
C
Fig. 3. Logic diagram
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 2 / 16
74LVC1G74JQ100 14LVC1 G74 ox Hflflfl O a: g 5‘ UUUU 01713312655 74ch1e74 [D K] E1 ij fl: Efin E][: Transparent top View Table 3. Pin description U!
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
6. Pinning information
6.1. Pinning
74LVC1G74
CP VCC
D SD
Q RD
GND Q
001aab659
1
2
3
4
6
5
8
7
Fig. 4. Pin configuration SOT505-2 (TSSOP8) and
SOT765-1 (VSSOP8)
74LVC1G74
RD
SD
VCC
Q
Q
D
CP
GND
001aab658
3 6
2 7
1 8
4 5
Transparent top view
Fig. 5. Pin configuration SOT833-1 (XSON8)
6.2. Pin description
Table 3. Pin description
Symbol Pin Description
CP 1 clock input (LOW-to-HIGH, edge-triggered)
D 2 data input
Q 3 complement output
GND 4 ground (0 V)
Q 5 true output
RD 6 asynchronous reset-direct input (active LOW)
SD 7 asynchronous set-direct input (active LOW)
VCC 8 supply voltage
7. Functional description
Table 4. Function table for asynchronous operation
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Input Output
SD RD CP D Q Q
L H X X H L
H L X X L H
L L X X H H
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 3 / 16
74LVC1G74-Q100 Table 7. Operating conditions
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
Table 5. Function table for synchronous operation
H = HIGH voltage level; L = LOW voltage level; ↑ = LOW-to-HIGH CP transition;
Qn+1 = state after the next LOW-to-HIGH CP transition.
Input Output
SD RD CP D Qn+1 Qn+1
H H ↑ L L H
HH↑ HHL
8. Limiting values
Table 6. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage -0.5 +6.5 V
IIK input clamping current VI < 0 V -50 - mA
VIinput voltage [1] -0.5 +6.5 V
IOK output clamping current VO > VCC or VO < 0 V - ±50 mA
Active mode [1] -0.5 VCC + 0.5 VVOoutput voltage
Power-down mode; VCC = 0 V [1] -0.5 +6.5 V
IOoutput current VO = 0 V to VCC - ±50 mA
ICC supply current - 100 mA
IGND ground current -100 - mA
Ptot total power dissipation Tamb = -40 °C to +125 °C [2] - 300 mW
Tstg storage temperature -65 +150 °C
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For TSSOP8 packages: above 55 °C the value of Ptot derates linearly with 2.5 mW/K.
For VSSOP8 packages: above 110 °C the value of Ptot derates linearly with 8.0 mW/K.
For XSON8 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 7. Operating conditions
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 1.65 5.5 V
VIinput voltage 0 5.5 V
Active mode 0 VCC VVOoutput voltage
Power-down mode; VCC = 0 V 0 5.5 V
Tamb ambient temperature -40 +125 °C
VCC = 1.65 V to 2.7 V - 20 ns/VΔt/ΔV input transition rise and fall rate
VCC = 2.7 V to 5.5 V - 10 ns/V
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 4 / 16
74LVC1G74-Q100
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
10. Static characteristics
Table 8. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Tamb = -40 °C to +85 °C Tamb =
-40 °C to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
VCC = 1.65 V to 1.95 V 0.65VCC - - 0.65VCC - V
VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V
VCC = 2.7 V to 3.6 V 2.0 - - 2.0 - V
VIH HIGH-level input
voltage
VCC = 4.5 V to 5.5 V 0.7VCC - - 0.7VCC - V
VCC = 1.65 V to 1.95 V - - 0.35VCC - 0.35VCC V
VCC = 2.3 V to 2.7 V - - 0.7 - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 - 0.8 V
VIL LOW-level input
voltage
VCC = 4.5 V to 5.5 V - - 0.3VCC - 0.3VCC V
VI = VIH or VIL
IO = -100 μA;
VCC = 1.65 V to 5.5 V
VCC - 0.1 - - VCC - 0.1 - V
IO = -4 mA; VCC = 1.65 V 1.2 1.54 - 0.95 - V
IO = -8 mA; VCC = 2.3 V 1.9 2.15 - 1.7 - V
IO = -12 mA; VCC = 2.7 V 2.2 2.50 - 1.9 - V
IO = -24 mA; VCC = 3.0 V 2.3 2.62 - 2.0 - V
VOH HIGH-level output
voltage
IO = -32 mA; VCC = 4.5 V 3.8 4.11 - 3.4 - V
VI = VIH or VIL
IO = 100 μA;
VCC = 1.65 V to 5.5 V
- - 0.10 - 0.10 V
IO = 4 mA; VCC = 1.65 V - 0.07 0.45 - 0.70 V
IO = 8 mA; VCC = 2.3 V - 0.12 0.30 - 0.45 V
IO = 12 mA; VCC = 2.7 V - 0.17 0.40 - 0.60 V
IO = 24 mA; VCC = 3.0 V - 0.33 0.55 - 0.80 V
VOL LOW-level output
voltage
IO = 32 mA; VCC = 4.5 V - 0.39 0.55 - 0.80 V
IIinput leakage
current
VI = 5.5 V or GND;
VCC = 0 V to 5.5 V
- ±0.1 ±1 - ±1 μA
IOFF power-off leakage
current
VI or VO = 5.5 V; VCC = 0 V - ±0.1 ±2 - ±2 μA
ICC supply current VI = 5.5 V or GND;
VCC = 1.65 V to 5.5 V; IO = 0 A
- 0.1 4 - 4 μA
ΔICC additional supply
current
per pin; VI = VCC - 0.6 V;
IO = 0 A; VCC = 2.3 V to 5.5 V
- 5 500 - 500 μA
CIinput capacitance - 4.0 - - - pF
[1] All typical values are measured at Tamb = 25 °C.
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 5 / 16
74LVC1G74-Q100
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
11. Dynamic characteristics
Table 9. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 8.
Tamb = -40 °C to +85 °C Tamb =
-40 °C to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
CP to Q, Q; see Fig. 6 [2]
VCC = 1.65 V to 1.95 V 1.5 6.0 13.4 1.5 13.4 ns
VCC = 2.3 V to 2.7 V 1.0 3.5 7.1 1.0 7.1 ns
VCC = 2.7 V 1.0 3.5 7.1 1.0 7.1 ns
VCC = 3.0 V to 3.6 V 1.0 3.5 5.9 1.0 5.9 ns
VCC = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns
SD to Q, Q; see Fig. 7 [2]
VCC = 1.65 V to 1.95 V 1.5 6.0 12.9 1.5 12.9 ns
VCC = 2.3 V to 2.7 V 1.0 3.5 7.0 1.0 7.0 ns
VCC = 2.7 V 1.0 3.5 7.0 1.0 7.0 ns
VCC = 3.0 V to 3.6 V 1.0 3.0 5.9 1.0 5.9 ns
VCC = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns
RD to Q, Q; see Fig. 7 [2]
VCC = 1.65 V to 1.95 V 1.5 5.0 12.9 1.5 12.9 ns
VCC = 2.3 V to 2.7 V 1.0 3.5 7.0 1.0 7.0 ns
VCC = 2.7 V 1.0 3.5 7.0 1.0 7.0 ns
VCC = 3.0 V to 3.6 V 1.0 3.0 5.9 1.0 5.9 ns
tpd propagation delay
VCC = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns
CP HIGH or LOW; see Fig. 6
VCC = 1.65 V to 1.95 V 6.2 - - 6.2 - ns
VCC = 2.3 V to 2.7 V 2.7 - - 2.7 - ns
VCC = 2.7 V 2.7 - - 2.7 - ns
VCC = 3.0 V to 3.6 V 2.7 1.3 - 2.7 - ns
VCC = 4.5 V to 5.5 V 2.0 - - 2.0 - ns
SD and RD LOW; see Fig. 7
VCC = 1.65 V to 1.95 V 6.2 - - 6.2 - ns
VCC = 2.3 V to 2.7 V 2.7 - - 2.7 - ns
VCC = 2.7 V 2.7 - - 2.7 - ns
VCC = 3.0 V to 3.6 V 2.7 1.6 - 2.7 - ns
tWpulse width
VCC = 4.5 V to 5.5 V 2.0 - - 2.0 - ns
SD or RD; see Fig. 7
VCC = 1.65 V to 1.95 V 1.9 - - 1.9 - ns
VCC = 2.3 V to 2.7 V 1.4 - - 1.4 - ns
VCC = 2.7 V 1.3 - - 1.3 - ns
VCC = 3.0 V to 3.6 V +1.2 -3.0 - +1.2 - ns
trec recovery time
VCC = 4.5 V to 5.5 V 1.0 - - 1.0 - ns
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 6 / 16
74LVC1G74-Q100
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
Tamb = -40 °C to +85 °C Tamb =
-40 °C to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
D to CP; see Fig. 6
VCC = 1.65 V to 1.95 V 2.9 - - 2.9 - ns
VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - ns
VCC = 2.7 V 1.7 - - 1.7 - ns
VCC = 3.0 V to 3.6 V 1.3 0.5 - 1.3 - ns
tsu set-up time
VCC = 4.5 V to 5.5 V 1.1 - - 1.1 - ns
D to CP; see Fig. 6
VCC = 1.65 V to 1.95 V 1.5 - - 1.5 - ns
VCC = 2.3 V to 2.7 V 1.0 - - 1.0 - ns
VCC = 2.7 V 1.0 - - 1.0 - ns
VCC = 3.0 V to 3.6 V 1.0 0.6 - 1.0 - ns
thhold time
VCC = 4.5 V to 5.5 V 1.0 - - 1.0 - ns
CP; see Fig. 6
VCC = 1.65 V to 1.95 V 80 - - 80 - MHz
VCC = 2.3 V to 2.7 V 175 - - 175 - MHz
VCC = 2.7 V 175 - - 175 - MHz
VCC = 3.0 V to 3.6 V 175 280 - 175 - MHz
fmax maximum
frequency
VCC = 4.5 V to 5.5 V 200 - - 200 - MHz
CPD power dissipation
capacitance
VI = GND to VCC; VCC = 3.3 V [3] - 15 - - - pF
[1] Typical values are measured at Tamb = 25 °C and VCC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
[2] tpd is the same as tPLH and tPHL.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD × VCC
2 × fi × N + Σ(CL × VCC
2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC
2 × fo) = sum of outputs.
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 7 / 16
74LVC1G74-Q100 If L E :T‘WTV‘
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
11.1. Waveforms and test circuit
mnb141
th
tsu
th
tPHL
tPHL
tPLH
tPLH
tsu
1/fmax
tW
VM
VM
VM
VI
GND
VM
VI
GND
CP input
D input
VOH
VOL
Q output
VOH
VOL
Q output
Measurement points are given in Table 10.
The shaded areas indicate when the input is permitted to change for predictable output performance.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 6. The clock input (CP) to output (Q, Q) propagation delays and pulse width, D to CP set-up,
CP to D hold times and the maximum frequency
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 8 / 16
74LVC1G74-Q100 V mmz Table 10 s (R a eR Table 10. Measurement points
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
mnb142
trec
tPHL
tPHL
tW
tPLH
tPLH
VM
VM
VM
tW
VM
VM
VI
GND
VI
GND
SD input
VI
GND
RD input
CP input
VOH
VOL
Q output
VOH
VOL
Q output
trec
Measurement points are given in Table 10.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 7. The set (SD) and reset (RD) input to output (Q, Q) propagation delays, pulse widths and the RD to CP
recovery time
Table 10. Measurement points
Supply voltage Input Output
VCC VMVM
1.65 V to 1.95 V 0.5 × VCC 0.5 × VCC
2.3 V to 2.7 V 0.5 × VCC 0.5 × VCC
2.7 V 1.5 V 1.5 V
3.0 V to 3.6 V 1.5 V 1.5 V
4.5 V to 5.5 V 0.5 × VCC 0.5 × VCC
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 9 / 16
74LVC1G74-Q100 VE 1 1311119 mam Table 11 Table 11. Test data
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
Test data is given in Table 11.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig. 8. Test circuit for measuring switching times
Table 11. Test data
Supply voltage Input Load VEXT
VCC VItr, tfCLRLtPLH, tPHL tPZH, tPHZ tPZL, tPLZ
1.65 V to 1.95 V VCC ≤ 2.0 ns 30 pF 1 kΩ open GND 2 × VCC
2.3 V to 2.7 V VCC ≤ 2.0 ns 30 pF 500 Ω open GND 2 × VCC
2.7 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open GND 6 V
3.0 V to 3.6 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open GND 6 V
4.5 V to 5.5 V VCC ≤ 2.5 ns 50 pF 500 Ω open GND 2 × VCC
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 10 / 16
74LVC1G74-Q100 TSSOPB: plastic thin shrink small oulline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
12. Package outline
UNIT A1
A
max. A2 A3 bp L HE Lp w y v
c e D(1) E(1) Z(1) θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm 0.15
0.00
0.95
0.75
0.38
0.22
0.18
0.08
3.1
2.9
3.1
2.9 0.65 4.1
3.9
0.70
0.35
0.13 0.1 0.2 0.5
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
0.47
0.33
SOT505-2 - - - 02-01-16
w M
bp
D
Z
e
0.25
1 4
8 5
θ
A2
A1
Lp
(A3)
detail X
A
L
HE
E
c
v M A
X
A
y
2.5 5 mm 0
scale
TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2
1.1
pin 1 index
Fig. 9. Package outline SOT505-2 (TSSOP8)
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 11 / 16
74LVC1G74-Q100 VSSOPE: plastic very thin shrink small outline package; 3 leads; body width 2.3 mm SOT765-1 Ca 4%)): II F L7 g© W
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
References
Outline
version
European
projection Issue date
IEC JEDEC JEITA
SOT765-1 MO-187
sot765-1_po
07-06-02
16-05-31
Unit
mm
max
nom
min
0.15 0.27 0.23 2.1
0.5
0.4
A
max.
Dimensions (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1
A1A2
0.85
A3bpc D(1) E(2) e HEL
0.4
LpQ v w
1 0.12 0.10.2 0.08
y Z(1)
3.0 0.152.2 0.190.00 0.17 0.08 1.9 0.10.60
3.2 0.402.4 0.21
θ
0
scale
5 mm
detail X
A
y
e
X
v A
bp
w
D
Z
1 4
85
θ
A2
A1
Q
Lp
(A3)
A
L
HE
E
c
pin 1 index
Fig. 10. Package outline SOT765-1 (VSSOP8)
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 12 / 16
74LVC1G74-Q100 xsona: plastic extremely min small uuuins package; no leads: 81eminals; body 1 x 1.95 x 0.5 mm 5015334 ngggqfl4 ), L
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
terminal 1
index area
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
SOT833-1 - - -
MO-252
- - -
SOT833-1
07-11-14
07-12-07
DIMENSIONS (mm are the original dimensions)
XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm
D
E
e1
e
A1
b
L
L1
e1e1
0 1 2 mm
scale
Notes
1. Including plating thickness.
2. Can be visible in some manufacturing processes.
UNIT
mm 0.25
0.17
2.0
1.9
0.35
0.27
A1
max b E
1.05
0.95
D e e1L
0.40
0.32
L1
0.50.6
A(1)
max
0.5 0.04
1
8
2
7
3
6
4
5
(2)
4×
(2)
A
Fig. 11. Package outline SOT833-1 (XSON8)
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 13 / 16
74LVC1G74-Q100 Table 12. Abbreviations Table 13. Revision history Table 8
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
13. Abbreviations
Table 12. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MIL Military
MM Machine Model
TTL Transistor-Transistor Logic
14. Revision history
Table 13. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC1G74_Q100 v.4 20190125 Product data sheet - 74LVC1G74_Q100 v.3
Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines
of Nexperia.
Legal texts have been adapted to the new company name where appropriate.
Type number 74LVC1G74GD-Q100 (SOT996-2) removed.
Type number 74LVC1G74GT-Q100 (SOT833-1) added.
74LVC1G74_Q100 v.3 20161209 Product data sheet - 74LVC1G74_Q100 v.2
Modifications: Table 8: The maximum limits for leakage current and supply current have changed.
74LVC1G74_Q100 v.2 20130514 Product data sheet - 74LVC1G74_Q100 v.1
Modifications: 74LVC1G74GD-Q100 (XSON8) added.
74LVC1G74_Q100 v.1 20120807 Product data sheet - -
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 14 / 16
same In a deswgn on new sheet’ .5 exp‘amed in status of dewoem described 2 «ms documenl was publish es. The latest produd slam hugs waw nexg mm 74LVC1G74-Q100 sale 7 Max us of comma non ha me genera‘ ierms and continuous or m g llwww nexger cam/gm ellerms
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
15. Legal information
Data sheet status
Document status
[1][2]
Product
status [3]
Definition
Objective [short]
data sheet
Development This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification This document contains data from
the preliminary specification.
Product [short]
data sheet
Production This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use in automotive applications — This Nexperia product
has been qualified for use in automotive applications. Unless otherwise
agreed in writing, the product is not designed, authorized or warranted to
be suitable for use in life support, life-critical or safety-critical systems or
equipment, nor in applications where failure or malfunction of an Nexperia
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. Nexperia and its suppliers accept
no liability for inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 15 / 16
74LVC1G74-Q100
Nexperia 74LVC1G74-Q100
Single D-type flip-flop with set and reset; positive edge trigger
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................2
4. Marking.......................................................................... 2
5. Functional diagram.......................................................2
6. Pinning information......................................................3
6.1. Pinning.........................................................................3
6.2. Pin description............................................................. 3
7. Functional description................................................. 3
8. Limiting values............................................................. 4
9. Recommended operating conditions..........................4
10. Static characteristics..................................................5
11. Dynamic characteristics.............................................6
11.1. Waveforms and test circuit........................................ 8
12. Package outline........................................................ 11
13. Abbreviations............................................................ 14
14. Revision history........................................................14
15. Legal information......................................................15
© Nexperia B.V. 2019. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 25 January 2019
74LVC1G74_Q100 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2019. All rights reserved
Product data sheet Rev. 4 — 25 January 2019 16 / 16

Products related to this Datasheet

IC FF D-TYPE SNGL 1BIT 8VSSOP
IC FF D-TYPE SNGL 1BIT 8XSON
IC FF D-TYPE SNGL 1BIT 8TSSOP
IC FF D-TYPE SNGL 1BIT 8VSSOP
IC FF D-TYPE SNGL 1BIT 8TSSOP
IC FF D-TYPE SNGL 1BIT 8XSON
IC FF D-TYPE SNGL 1BIT 8TSSOP
IC FF D-TYPE SNGL 1BIT 8VSSOP
IC FF D-TYPE SNGL 1BIT 8XSON
IC FF D-TYPE SNGL 1BIT 8XSON