VN751PT Datasheet by STMicroelectronics

View All Related Products | Download PDF Datasheet
‘ ’l 1i(e.cugmemed
This is information on a product in full production.
May 2018 DocID12137 Rev 10 1/23
VN751PT
High-side driver
Datasheet - production data
Features
8 V to 36 V supply voltage range
Up to IOUT = 2.5 A operating current
RDS(on): 60 m
CMOS compatible input
Thermal shutdown
Shorted load protection
Undervoltage and overvoltage shutdown
Protection against loss of ground
Fast demagnetization of inductive loads
Very low standby current
Compliance to 61000-4-4 IEC test up to 4 kV
Open drain status output
Description
The VN751PT is a monolithic device developed
using STMicroelectronics' VIPower M03
technology, intended to drive any kind of load with
one side connected to ground. Active VCC pin
voltage clamp protects the device against low
energy spikes. Active current limitation combined
with thermal shutdown and automatic restart
protect the device against overload. The device
automatically turns off in case of ground pin
disconnection. This device is especially suitable
for industrial applications in conformity with IEC
61131-2 programmable controller international
standard.
Table 1. Device summary
Order code Package Packing
VN751PT
PPAK
Tube
VN751PTTR Tape and reel
www.st.com
Contents VN751PT
2/23 DocID12137 Rev 10
Contents
1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
5 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6 Switching time waveforms and truth table . . . . . . . . . . . . . . . . . . . . . . 11
7 Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
8 Reverse polarity protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
9 Active VDS clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
10 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
10.1 PPAK package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
10.2 PPAK packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
DocID12137 Rev 10 3/23
VN751PT List of tables
23
List of tables
Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 2. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 3. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 4. Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 5. Switching (VCC = 24 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 6. Input pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 7. Status pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 8. Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 9. Truth table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 10. PPAK package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 11. PPAK tape and reel mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 12. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
List of figures VN751PT
4/23 DocID12137 Rev 10
List of figures
Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 2. Connection diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 3. Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 4. Peak short-circuit current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 5. Avalanche energy test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 6. Switching time waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 7. Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 8. Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 9. Reverse polarity protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 10. Active clamp equivalent principle schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 11. Fast demagnetization waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 12. Typical demagnetization energy (single pulse) at VCC = 24 V and TAMB = 125 °C . . . . . . 17
Figure 13. PPAK package outline(1), (2), (3), (4), (5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 14. PPAK tape outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 15. PPAK reel outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
GND E INPUT E STATUS E Vcc CLAMP OVERVOLTAGE DETECTTON 3—% J— LOGTC OVERTEMPERATURE DETECTTON UNDERVOLTAGE DETEC‘HON Power CLAMP U %* U CURRENT LIMITER '7 OUTPUT
DocID12137 Rev 10 5/23
VN751PT Block diagram
23
1 Block diagram
Figure 1. Block diagram
".
— OUTPUT — STATUS — wpur — GND VCC
Pin connection VN751PT
6/23 DocID12137 Rev 10
2 Pin connection
Figure 2. Connection diagram (top view)
Figure 3. Current and voltage conventions
".
".
DocID12137 Rev 10 7/23
VN751PT Maximum ratings
23
3 Maximum ratings
Table 2. Absolute maximum ratings
Symbol Parameter Value Unit
VCC Power supply voltage 45 V
-VCC Reverse supply voltage -0.3 V
-IGND DC reverse ground pin current -200 mA
IOUT DC output current Internally limited A
-IOUT Reverse DC output current - 5 A
IIN DC input current - 1 to +10 mA
ISTAT DC status current - 1 to +10 mA
VESD Electrostatic discharge (R = 1.5 k; C = 100 pF) 5000 V
EAS
Single pulse avalanche energy
(Tamb = 125 °C, VCC = 24 V, Iload = 2.0 A) 5.5 J
PTOT Power dissipation at TC = 25 °C Internally limited W
TJ Junction operating temperature Internally limited °C
TC Case operating temperature -40 to 150 °C
TSTG Storage temperature -55 to 150 °C
Table 3. Thermal data
Symbol Parameter Value Unit
Rth(JC) Thermal resistance junction-case Max. 3 °C/W
Rth(JA) Thermal resistance junction-ambient Max. 50(1)
1. When mounted on a standard single-sided FR-4 board with 0.5 cm2 of Cu (at least 35 m) thick connected
to all VCC pins.
°C/W
Electrical characteristics VN751PT
8/23 DocID12137 Rev 10
4 Electrical characteristics
8 V < VCC < 36 V; -40 °C < TJ < 125 °C; unless otherwise specified.
Table 4. Power
Symbol Parameter Test conditions Min. Typ. Max. Unit
VCC Supply voltage - 5.5 - 36 V
RDS(on) On-state resistance
IOUT = 2 A at TJ = 25 °C - 60 - m
IOUT = 2 A - 180
IS(1)
1. Status: floating.
Supply current
OFF-state, VCC = 24 V, TJ = 25 °C,
ON-state, VCC = 24 V, TJ = 25 °C,
ON-state, VCC = 24 V, TJ = 100 °C
-1020µA
-3.5-mA
--3.8mA
VUSD Undervoltage shutdown - 3 4 5.5 V
VOV Overvoltage shutdown - 36 - - V
IL(off) Off-state output current VIN = VOUT = 0 V 0 - 10 µA
Table 5. Switching (VCC = 24 V)
Symbol Parameter Test conditions Min. Typ. Max. Unit
td(ON) Turn-on delay time RL = 12 from VIN rising edge to
VOUT = 2.4 V -12-µs
td(OFF)
Turn-on delay time of
output current
RL = 12 from VIN falling edge to
VOUT = 21.6 V -35-µs
dVOUT/dt(on)
Turn -on voltage
slope
RL = 12 from VOUT = 2.4 V to
VOUT = 19.2 V -0.80-
V/µs
dVOUT/dt(off)
Turn -off voltage
slope
RL = 12 from VOUT = 21.6 V to
VOUT = 2.4 V -0.30-
Table 6. Input pin
Symbol Parameter Test conditions Min. Typ. Max. Unit
VIL Input low level - 1.25 - V
IIL Low level input current VIN = 1.25 V 1 - - µA
VIH Input high level - 3.25 - - V
IIH High level input current VIN = 3.25 V - - 10 µA
VI(HYST) Input hysteresis voltage - 0.5 - - V
IIN Input current VIN = VCC = 5 V - - 10 µA
VICL Input clamp voltage
IIN = 1 mA 6 6.8 8
V
IIIN = -1 mA - -0.7 -
DocID12137 Rev 10 9/23
VN751PT Electrical characteristics
23
Table 7. Status pin
Symbol Parameter Test conditions Min. Typ. Max. Unit
VSTAT Status low output voltage ISTAT = 1.6 mA - - 0.5 V
ILSTAT Status leakage current Normal operation; VSTAT = 5 V - - 10 µA
CSTAT Status pin input capacitance Normal operation; VSTAT = 5 V - - 100 pF
VSCL Status clamp voltage
ISTAT = 1 mA 6 6.8 8 µA
ISTAT = -1 mA - -0.7 - V
Table 8. Protection
Symbol Parameter Test conditions Min. Typ. Max. Unit
Vdemag Turn-off output clamp voltage RL = 12 ; L = 6 mH VCC -47 VCC -52 VCC -57 V
TTSD Shutdown temperature - 150 175 200 °C
Ilim Current limitation
VCC = 24 V;
RLOAD = 10 m,
t = 0.4 ms
2.7 - 6.0 A
Thyst Thermal hysteresis - 7 20 - °C
TRReset temperature - 135 - - °C
+5V Conlrol unit GND +Vcc R STATUS OUTPUT g” RL=1D m0 +5V Control unit GND No: R STATUS OUTPUT .— §|| Load GND
Test circuits VN751PT
10/23 DocID12137 Rev 10
5 Test circuits
Figure 4. Peak short-circuit current
Figure 5. Avalanche energy test circuit
VOUT GVOUT/mflm} 80% 10% 90% dVOUT/dND") ‘dfunJ
DocID12137 Rev 10 11/23
VN751PT Switching time waveforms and truth table
23
6 Switching time waveforms and truth table
Figure 6. Switching time waveforms
Table 9. Truth table
Conditions Input Output Status
Normal operation
LLH
HHH
Current limitation
LLH
HX(T
J < TTSD) H
HX(T
J > TTSD) L
Overtemperature
LLH
HLL
Undervoltage
LLX
HLX
Overvoltage
LLH
HLH
".
IN PUT LOAD VOLTAGE STATU S Vcc INPUT LOAD VOLTAG E STATUS Vcc TNPUT LOAD VOLTAGE STATUS TJ INPUT LOAD CURRENT STATUS NORMAL OPERATTON V—TV—T UNDERVOLTAGE OVERVOLTAG E VccVov fl
Switching time waveforms and truth table VN751PT
12/23 DocID12137 Rev 10
Figure 7. Waveforms
".
any R sums [] *CE -—c1 mm ,1 vDc 22,-: loans n... VN751 PT II omvm L______I
DocID12137 Rev 10 13/23
VN751PT Application schematic
23
7 Application schematic
Figure 8. Application schematic
Rem: ophuna‘
Reverse polarity protection VN751PT
14/23 DocID12137 Rev 10
8 Reverse polarity protection
A schematic solution to protect the IC against a reverse polarity condition is proposed.
This schematic is effective with any type of load connected to the outputs of the IC. The
RGND resistor value can be selected according to the following conditions:
Equation 1
RGND 600 mV / (IS in ON-state max.)
Equation 2
RGND (-VCC) / (-IGND)
where -IGND is the DC reverse ground pin current and can be found in the absolute
maximum rating section of the device datasheet.
The power dissipation associated to RGND during reverse polarity condition is:
Equation 3
PD = (-VCC)2 / RGND
This resistor can be shared by several different ICs.
In such case IS value in Equation 1 is the sum of the maximum ON-state currents of the
different devices. Please note that if the microprocessor ground and the device ground are
separated, the voltage drop across the RGND (given by IS in ON-state max. * RGND)
produces a difference between the generated input level and the IC input signal level. This
voltage drop varies depending on how many devices are ON in case of several high-side
switches sharing the same RGND.
Figure 9. Reverse polarity protection
".
DocID12137 Rev 10 15/23
VN751PT Active VDS clamp
23
9 Active VDS clamp
Active clamp is also known as fast demagnetization of inductive loads or fast current decay.
When a high-side driver turns off an inductance, an undervoltage is detected on output.
The OUT pin is pulled down to Vdemag. The conduction state is modulated by an internal
circuitry in order to keep the OUT pin voltage at about Vdemag until the load energy has been
dissipated. The energy is dissipated both in IC internal switch and in load resistance.
Figure 10. Active clamp equivalent principle schematic
065
(/%
4611-:3"*-
(306/%1-"/&
"11-*$"5*0/#0"3%
7/15
7$$
&9104&%
1"%
$-".1
DJSDVJUSZ
".
Active VDS clamp VN751PT
16/23 DocID12137 Rev 10
Figure 11. Fast demagnetization waveforms
The demagnetization of inductive load causes a huge electrical and thermal stress to the IC.
The curve plotted below shows the maximum demagnetization energy that the IC can
support in a single demagnetization pulse with VCC = 24 V and TAMB = 125 °C. If higher
demagnetization energy is required then an external free-wheeling Schottky diode has to be
connected between OUT (cathode) and GND (anode) pins. Note that in this case the fast
demagnetization is inhibited.
*-0"%
U%&."(
*065
7*/
U
U0/
7065
7$$
7$$7%&."(
U
U
__ _
".
CC TAMB
DocID12137 Rev 10 17/23
VN751PT Active VDS clamp
23
Figure 12. Typical demagnetization energy (single pulse) at VCC = 24 V and TAMB = 125 °C







          
&%&."( <+>
*-0"%<">
".
L2 EZ 7HEPMAL PAD <75! 00781="" 80}="">
Package information VN751PT
18/23 DocID12137 Rev 10
10 Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
10.1 PPAK package information
Figure 13. PPAK package outline(1), (2), (3), (4), (5)
1. Burrs larger than 0.25 mm are not allowed on the upper surface of the dissipater (FRONT). On the lower
surface (REAR) the maximum allowed is: 0.05 mm.
2. The side of the dissipater to be connected to the external dissipater must be flat within 30 micron.
3. The leads size is comprehensive of the thickness of the leads finishing material.
4. Package outline exclusive of any mold flashes dimensions.
5. Package outline exclusive of metal burrs dimensions.
6. Max. resin gate protrusion: 0.5 mm.
7. Max. resin protrusion: 0.25 mm.


DocID12137 Rev 10 19/23
VN751PT Package information
23
Table 10. PPAK package mechanical data
Symbol
Dimensions (mm)
Min. Typ. Max.
A2.2 - 2.4
A1 0.9 - 1.1
A2 0.03 - 0.23
B0.4 - 0.6
B2 5.2 - 5.4
C0.45 - 0.6
C2 0.48 - 0.6
D6 -6.2
D1 - 5.1 -
E6.4 6.6
E1 - 4.7 -
e - 1.27 -
G4.9 -5.25
G1 2.38 - 2.7
H9.35 - 10.1
L2 0.8 1
L4 0.6 - 1
L5 1 - -
L6 - 2.8 -
R - 0.20 -
V2 0° -
mum‘s: (umumv: mlmramnpe +Humm Ywm ‘m‘ n P: =~ m w OOO®®OOO®OO A a1 F O‘QGG) +3 Fur mizhim rnf. un‘y In In m irclming um and mnnmznncamuman —’ mramlm mac —’ ammmius Ugrdmmmfad
Package information VN751PT
20/23 DocID12137 Rev 10
10.2 PPAK packing information
Figure 14. PPAK tape outline
FIII ladills 40mm llllll. SIDES llnle alslfllmalicll Tape dd in core for I306 stall 2,5mlll miulidlh L \' Ci , 7 , W 'L‘ Gmeasured allulh
DocID12137 Rev 10 21/23
VN751PT Package information
23
Figure 15. PPAK reel outline
Table 11. PPAK tape and reel mechanical data
Tape Reel
Dimensions (mm) Dimensions (mm)
Symbol Min. Max. Symbol Min. Max.
A0 6.8 7 A - 330
B0 10.4 10.6 B 1.5 -
B1 - 12.1 C 12.8 13.2
D 1.5 1.6 D 20.2 -
D1 1.5 - G 16.4 18.4
E 1.65 1.85 N 50 -
F7.47.6T -22.4
K0 2.55 2.75 - - -
P0 3.9 4.1 Base qty. 2500
P1 7.9 8.1 Bulk qty. 2500
P2 1.9 2.1 - - -
R40----
T 0.25 0.35 - - -
W 15.7 16.3 - - -
Revision history VN751PT
22/23 DocID12137 Rev 10
11 Revision history
Table 12. Document revision history
Date Revision Changes
07-Mar-2006 1 Initial release.
31-Mar-2006 2 Added VSCL.
10-Jul-2006 3 Updated VCC value table 1, Ilim min. value table 7.
12-Mar-2007 4 Typo in table 4, updated Ptot value table 1.
15-May-2007 5 Typo in table 1, VESD.
18-Sep-2007 6 Added ISTAT value in table 1.
08-Jul-2008 7 Added section 7.
30-Nov-2009 8 Updated cover page and section 6.
12-Jul-2016 9 Updated Table 4: “Power”.
09-May-2018 10
Updated Section : Features on page 1.
Updated Table 2 on page 7 (updated EAS parameter and value).
Updated Figure 8 on page 13 (removed output values).
Added Section 9 on page 15.
Added notes below Figure 13 on page 18.
Minor modifications throughout document.
DocID12137 Rev 10 23/23
VN751PT
23
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2018 STMicroelectronics – All rights reserved

Products related to this Datasheet

IC PWR DRIVER N-CHANNEL 1:1 PPAK
IC PWR DRIVER N-CHANNEL 1:1 PPAK
IC PWR DRIVER N-CHANNEL 1:1 PPAK
IC PWR DRIVER N-CHANNEL 1:1 PPAK